A Pipelined Multi-Core Machine with Operating System Support
Hardware Implementation and Correctness Proof
This work is building on results from the book named A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014.It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:. MIPS instruction set architecture (ISA) for application and for system programming. cache coherent memory system. store buffers in front of the data caches. interrupts and exceptions. memory management units (MMUs). pipelined processors: the classical five-sta…
Mehr
CHF 130.00
Preise inkl. MwSt. und Versandkosten (Portofrei ab CHF 40.00)
V103:
Folgt in ca. 5 Arbeitstagen
Produktdetails
Weitere Autoren: Oberhauser, Jonas / Paul, Wolfgang J.
- ISBN: 978-3-030-43242-3
- EAN: 9783030432423
- Produktnummer: 34059221
- Verlag: Springer International Publishing
- Sprache: Englisch
- Erscheinungsjahr: 2020
- Seitenangabe: 644 S.
- Masse: H23.5 cm x B15.5 cm x D3.4 cm 961 g
- Auflage: 1st ed. 2020
- Abbildungen: Paperback
- Gewicht: 961
4 weitere Werke von Petro Lutsyk:
A Pipelined Multi-Core Machine with Operating System Support
Hardware Implementation and Correctness Proof
Hardware Implementation and Correctness Proof
Ebook (PDF Format)
CHF 106.50
Bewertungen
Anmelden