VLSI Specification, Verification and Synthesis
VLSI Specification, Verification and Synthesis Proceedings of a workshop held in Calgary from 12-16 January 1987. The collection of papers in this book represents some of the discussions and presentations at a workshop on hardware verification held in Calgary, January 12-16 1987. The thrust of the workshop was to give the floor to a few leading researchers involved in the use of formal approaches to VLSI design, and provide them ample time to develop not only their latest ideas but also the evolution of these ideas. In contrast to simulation, where the objective is to assist in detecting errors in system behavior in the case of some selected…
Mehr
CHF 165.00
Preise inkl. MwSt. und Versandkosten (Portofrei ab CHF 40.00)
V103:
Folgt in ca. 5 Arbeitstagen
Produktdetails
Weitere Autoren: Subrahmanyam, P. A. (Hrsg.)
- ISBN: 978-1-4612-9197-8
- EAN: 9781461291978
- Produktnummer: 15598051
- Verlag: Springer Us
- Sprache: Englisch
- Erscheinungsjahr: 2013
- Seitenangabe: 420 S.
- Masse: H23.5 cm x B15.5 cm x D2.2 cm 633 g
- Auflage: 1988
- Abbildungen: Paperback
- Gewicht: 633
7 weitere Werke von Graham (Hrsg.) Birtwistle:
Bewertungen
Anmelden