High-Level Synthesis
from Algorithm to Digital Circuit
The successful usage of Hardware Description Languages like VHDL and Verilog in design flows is mainly due to the availability of efficient synthesis methods and tools that enable the translation of RTL designs into optimized gate-level implementations. Many expect that the same approach could be effectively adapted at higher levels of abstraction. In the SoCs context, the traditional IC design methodology relying on EDA tools used in a two stages design flow - a VHDL/Verilog RTL specification, followed by logical and physical synthesis - is indeed no more suitable. Thus, actual complex SoCs need new ESL level tools in order to raise the spec…
Mehr
CHF 153.00
Preise inkl. MwSt. und Versandkosten (Portofrei ab CHF 40.00)
V103:
Folgt in ca. 5 Arbeitstagen
Produktdetails
Weitere Autoren: Morawiec, Adam (Hrsg.)
- ISBN: 978-90-481-7923-7
- EAN: 9789048179237
- Produktnummer: 10582800
- Verlag: Springer Netherlands
- Sprache: Englisch
- Erscheinungsjahr: 2010
- Seitenangabe: 316 S.
- Masse: H23.9 cm x B15.6 cm x D2.5 cm 472 g
- Auflage: Softcover reprint of hardcover 1st ed. 2008
- Abbildungen: Paperback
- Gewicht: 472
4 weitere Werke von Philippe (Hrsg.) Coussy:
Bewertungen
Anmelden