Writing Testbenches Using Systemverilog
Verification is too often approached in an ad hoc fashion. Visually inspecting simulation results is no longer feasible and the directed test-case methodology is reaching its limit. Moore's Law demands a productivity revolution in functional verification methodology. Writing Testbenches Using SystemVerilog offers a clear blueprint of a verification process that aims for first-time success using the SystemVerilog language. From simulators to source management tools, from specification to functional coverage, from I's and O's to high-level abstractions, from interfaces to bus-functional models, from transactions to self-checking testbenches, fr…
Mehr
CHF 223.00
Preise inkl. MwSt. und Versandkosten (Portofrei ab CHF 40.00)
V301:
Libri-Titel folgt in ca. 2 Arbeitstagen
Produktdetails
- ISBN: 978-0-387-29221-2
- EAN: 9780387292212
- Produktnummer: 2211356
- Verlag: Springer-Verlag GmbH
- Sprache: Englisch
- Erscheinungsjahr: 2006
- Seitenangabe: 414 S.
- Masse: H23.6 cm x B16.5 cm x D2.9 cm 857 g
- Abbildungen: Illustrations
- Gewicht: 857
10 weitere Werke von Janick Bergeron:
Bewertungen
Anmelden