Manufacturability Aware Routing in Nanometer VLSI
Nanometer very large scale integrated (VLSI) circuit design faces tremendous challenges due to the manufacturing limitations. These manufacturing and process related challenges include the printability issues due to deep sub-wavelength lithography, the topography variations due to chemical-mechanical polishing (CMP), the random defects due to missing or extra material, and so on. Thus, design closure may not automatically guarantee the manufacturing closure due to the manufacturing yield loss. Manufacturability aware layout optimization plays a key role in the overall yield improvement. Manufacturability Aware Routing i…
Mehr
CHF 105.00
Preise inkl. MwSt. und Versandkosten (Portofrei ab CHF 40.00)
V105:
Folgt in ca. 15 Arbeitstagen
Produktdetails
Weitere Autoren: Cho, Minsik / Yuan, Kun
- ISBN: 978-1-60198-350-3
- EAN: 9781601983503
- Produktnummer: 26203018
- Verlag: now publishers Inc
- Sprache: Englisch
- Erscheinungsjahr: 2010
- Seitenangabe: 112 S.
- Masse: H23.4 cm x B15.6 cm x D0.7 cm 176 g
- Gewicht: 176
- Sonstiges: General (US: Trade)
6 weitere Werke von David Z. Pan:
Bewertungen
Anmelden