Logic Synthesis and Verification Algorithms
Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and disc…
Mehr
CHF 94.50
Preise inkl. MwSt. und Versandkosten (Portofrei ab CHF 40.00)
Versandkostenfrei
Produktdetails
Weitere Autoren: Somenzi, Fabio
- ISBN: 978-0-306-47592-4
- EAN: 9780306475924
- Produktnummer: 37194543
- Verlag: Springer US
- Sprache: Englisch
- Erscheinungsjahr: 2007
- Seitenangabe: 564 S.
- Plattform: PDF
- Auflage: 1996
7 weitere Werke von Gary D. Hachtel:
Bewertungen
Anmelden